This paper addresses the design of a decimation fil ter for VLSI integration, with a focus on minimizing both silicon area and power consumption. A CIC filter-based architecture, employing an IIR-FIR structure, is utilized to achieve this goal. The paper outlines the design process, from system-level modeling to hardware synthesis and layout. The resulting design offers a competitive solution for applications where power efficiency and compact size are critical design constraints.